




2/7 N. TANAKA et al. JP920000013US1 DWC




3/7 N. TANAKA et al. JP920000013US1 DWC




4/7 N. TANAKA et al. JP920000013US1 DWC



5/7 N. TANAKA et al. JP920000013US1 DWC





	CASE(a)	CASE(b)	CASE(c)
PARALLEL PROCESSOR 1	<u> </u>	<u>2</u>	<u>2</u>
PARALLEL PROCESSOR 2	3	1	8
PARALLEL PROCESSOR 3	2	5	<u> </u>
PARALLEL PROCESSOR 4	[]1	1	3

ì

FIG.7

7/7 N. TANAKA et al. JP920000013US1 DWC

